

FIG.2

28

25

24


23

22

21

NISHIDA et al HIRA.0128 Page 2 of 9

FIG.3








FIG.4












FIG.6





T: MINIMUM BIT LENGTH (42 nm IN PRESENT EXPERIMENT)





NISHIDA et al HIRA.0128 Page 6 of 9

FIG.10






FIG.11





HDD 11 48-PREAMPLIFIER 45 Channel HDC INTEGRATED CHIP 61 40 Interface - 42 HOST DEVICE





FIG.14






FIG.16

